

EXPRESS MAIL LABEL NO. EV381146236US**PATENT
02-AG-385/GC****IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re Application of: : Applications Branch

Claudio ADRAGNA et al. :

Serial No.: Not Yet Assigned :

Filed: HERewith :

For: *CIRCUIT FOR CONTROLLING THE
MINIMUM OPERATING VOLTAGE OF A
SWITCHING POWER SUPPLY* :**CLAIM FOR PRIORITY UNDER 35 U.S.C. §119**Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:


Under the provisions of 35 U.S.C. §119, there is filed herewith a certified copy of European Application No. 03-425232.0, filed April 14, 2003, in accordance with the International Convention for the Protection of Industrial Property, 53 Stat. 1748, under which Applicants hereby claim priority.

Respectfully submitted,

Date:

4/14/04

By:

Stephen Bongini
Reg. No. 40,917FLEIT, KAIN, GIBBONS,
GUTMAN, BONGINI & BIANCO P.L.
551 NW 77th Street, Suite 111
Boca Raton, Florida 33487
Telephone: (561) 989-9811
Facsimile: (561) 989-9812

THIS PAGE BLANK (USPTO)



**Europäisches
Patentamt**

**European
Patent Office**

**Office européen
des brevets**

Bescheinigung

Certificate

Attestation

Die angehefteten Unterla-
gen stimmen mit der
ursprünglich eingereichten
Fassung der auf dem näch-
sten Blatt bezeichneten
europäischen Patentanmel-
dung überein.

The attached documents
are exact copies of the
European patent application
described on the following
page, as originally filed.

Les documents fixés à
cette attestation sont
conformes à la version
initialement déposée de
la demande de brevet
européen spécifiée à la
page suivante.

Patentanmeldung Nr. Patent application No. Demande de brevet n°

03425232.0

Der Präsident des Europäischen Patentamts;
Im Auftrag

For the President of the European Patent Office

Le Président de l'Office européen des brevets
p.o.

R C van Dijk

THIS PAGE BLANK (USPTO)



Anmeldung Nr:
Application no.: 03425232.0
Demande no:

Anmeldetag:
Date of filing: 14.04.03
Date de dépôt:

Anmelder/Applicant(s)/Demandeur(s):

STMicroelectronics S.r.l.
Via C. Olivetti, 2
20041 Agrate Brianza MI
ITALIE

Bezeichnung der Erfindung/Title of the invention/Titre de l'invention:
(Falls die Bezeichnung der Erfindung nicht angegeben ist, siehe Beschreibung.
If no title is shown please refer to the description.
Si aucun titre n'est indiqué se référer à la description.)

Control circuit of the minimum working voltage of the switching power supply

In Anspruch genommene Priorität(en) / Priority(ies) claimed /Priorité(s)
revendiquée(s)
Staat/Tag/Aktenzeichen/State/Date/File no./Pays/Date/Numéro de dépôt:

Internationale Patentklassifikation/International Patent Classification/
Classification internationale des brevets:

H02M/

Am Anmeldetag benannte Vertragstaaten/Contracting states designated at date of
filing/Etats contractants désignées lors du dépôt:

AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL
PT RO SE SI SK TR LI

THIS PAGE BLANK (USPTO)

"Control circuit of the minimum working voltage of the switching power supply".

* * * * *

DESCRIPTION

5 The present invention refers to the switching power supply and particularly to the integrated circuits used for the control of such power supplies. It refers more particularly to a control circuit of the minimum working voltage of the integrated control circuits of such power supplies. The present invention is applicable to various power supply typologies, for example to the circuits for the active power factor correction (PFC), to the pulse width modulation circuits (PWM), to the resonant and almost resonant converter circuits.

10 A common necessity to all the switching power supply is that to stop its working when the supply voltage of the integrated control circuit is too low.

15 In fact, the control and, above all, the driving of the power switching (almost always an N channel enrichment MOSFET), requires that the voltage that supplies the integrated control circuit is higher than a minimum value so that not only the inside circuits of the integrated device are supplied adequately but also that the voltage supplied to the gate terminal is such that the MOSFET is fully turned on. The attempt to work below such a value often brings to the MOSFET break because of the driving conditions that bring it to work in the linear zone rather than in the ohmic zone.

20 Besides, it is opportune to delay the working start of the integrated control circuit from the moment in which the input voltage is applied to the power supply. Besides realizing a well defined system starting sequence, this is absolutely necessary in some cases.

25 In the network power supplies, during starting, there is a very elevated current pulse absorption due to the fact that such systems have in input a bridge rectifier followed by a filter capacitor that, initially, is uncharged and

30

operates as a short circuit as long as it has not been charged. To avoid that the current reaches dangerous values for the bridge diodes and for the filter capacitor some current limitation means are set (for example a resistance) that however, as they are, are dissipating and therefore must be disconnected once they are not necessary any more. It results therefore advantageous to use a controlled switch, placed in parallel with the limitation element which is, initially open and is closed as soon as the power supply starts its working so as to short-circuit it. It is therefore necessary to introduce a delay at the working start of the integrated control circuit so as to assure that it starts when the input capacitor charging transient is ended.

For all these reasons the integrated control circuits are normally provided with the function normally called Undervoltage Lockout (UVLO).

A typical circuit as above is schematically shown in figure 1.

The network voltage V_{ac} is applied through the activation of the switch SW to a diode bridge 10, and therefore to a filter capacitor C_f . The voltage V_{in} , at the ends of the capacitor C_f , is applied to the starting circuit 11, that is constituted by a resistance in the simplest case, and it provides a current I_s . The current I_s charges a capacitor C_c . To the capacitor C_c is also applied the voltage coming from a secondary W_a of the power supply transformer, through a resistance R and a diode D . A fraction I_q , of the current I_s , supplies the integrated control circuit 12. It is applied both to the block UVLO 13, and to the power supply driving circuit 14, that provides the control voltage V_g to the power switching. The block UVLO 13 includes a comparator 15 with hysteresis that compares the supply voltage V_{cc} of the same with a starting voltage V_{ss} . The output voltage of the comparator 15 controls a controlled switch SW1 that opens or closes the supply of the driving circuit 14. The voltage V_{in} is the voltage that will be applied to the power switching of the power supply.

The supply network V_{ac} is applied to the power supply by closing the switch SW and the filter capacitor C_f is charged, in few milliseconds, to the

network peak voltage thereby originating the voltage V_{in} .

The starting circuit 11 provides a current I_s that partly charges the capacitor C_s , while a part I_q is absorbed by the integrated control circuit 12. The absorption I_q of the latter under these conditions is very small because
5 the circuit UVLO 13 maintains the switch SW1 open. The current provided by the starting circuit 11 goes therefore for the greatest part to charge the capacitor C_s thereby increasing the voltage V_{cc} to its ends.

The voltage V_{cc} continues rising until it reaches the starting value V_{ss} , in a variable time usually from some hundreds of milliseconds to some
10 seconds. In this whole time the driving circuit 14 is turned off, and its output voltage V_g , for driving the MOSFET gate, remains zero. As soon as the voltage V_{cc} reaches the voltage V_{ss} , the comparator 15 closes the switch SW1, so that the current I_q considerably increases; the driving circuit of the MOSFET is enabled and the activity of the power supply begins.

15 The increased consumption of the device is not sustained by the starting circuit 11 so that there is a quickly decreasing of V_{cc} . This is the reason for which the comparator of the circuit UVLO 13 is provided with hysteresis. To turn off again the driving circuit 14 and to go back to the conditions before starting, it is necessary that V_{cc} goes down below a
20 second threshold $V_{stop} < V_{ss}$, said really of UVLO. In lack of this hysteresis a continuous alternation of turning on and turning off would be experienced.

In the meantime, because of the MOSFET switching, the output voltage of the power supply increases quickly together with the voltage,
25 proportional to it, generated by the winding W_a , coupled to the transformer driven by the MOSFET. The winding W_a , the resistance R , the diode D and the capacitor C_s constitute the circuit commonly indicated with the name of self supply, to which the assignment to sustain the working of the integrated circuit at regime is submitted. The turn numbers of the winding W_a will
30 have to be opportunely chosen so that the voltage produced thereby will be

higher than V_{stop} , and the capacitor C_s will have to be opportunely chosen so that the voltage produced by the winding W_a will become higher than the voltage V_{stop} before the voltage V_{cc} becomes smaller than the voltage V_{stop} .

5 The presence of the threshold voltage V_{stop} also assures a defined and sure working during the turning off phase. In fact, by opening the switch SW the power supply is supplied at expenses of the charge present in the capacitor C_f , so that its voltage quickly drops. As soon as this becomes
10 insufficient to maintain the power supply active with the load applied at that moment, the output voltage and, with it, V_{cc} will quickly decrease up to going down below the voltage V_{stop} . As soon as this happens the driving circuit 14 is turned off, I_q returns at its very low initial value, V_g goes to zero and the MOSFET turns off.

 Ideally, the voltage provided by the winding W_a , present at the ends of
15 the capacitor C_s , is hooked through the coil ratio of the transformer, to the output controlled voltage and it is therefore maintained controlled by the control system. In the real working this results almost true, when the power supply input voltage varies, while the situation is very different when the load varies.

20 This is mainly due to the parasitic parameters of the transformer, because of which at high load the voltage goes up a lot more than expected because of the peaks present on the positive leading edges of the voltage on W_a , while at low or null load, where the peaks are extremely lower and the load on W_a represented by the integrated control circuit 12 can be also
25 higher than at output, the voltage decreases notably below the expected value.

 In the most modern integrated control circuits 12, this is emphasized by the adoption of some special techniques aimed to minimise the power supply consumptions at low loads so as to facilitate the conformity to the
30 most recent regulations regarding the consumption reduction of the

equipments under non working conditions (for example EnergyStar, Energy2000, Blue Angel, etc.). Such techniques involve, substantially, the reduction of the power supply working frequency at low or null load, so that the energy that W_a is able to transfer is decreased.

5 Another problem is represented by the fact that the voltage V_{cc} cannot overcome a set value V_{ccmax} for reasons related to the technology of the integrated control circuit 12 that impose some limits to the voltage applicable to it and, at the same time, under conditions of low or null load, V_{cc} has to maintain itself higher than V_{stop} , or the system will work
10 intermittently. The variations of the voltage produced by W_a have therefore to be contained, with some safety margin, within the interval $V_{stop} - V_{ccmax}$.

 To subsequently complicate the panorama the requirement that the voltage produced by W_a , under short-circuit conditions at the output of the
15 power supply, should be lower than the voltage V_{stop} , is also added. So an intermittent working is obtained that limits the power in use to non dangerous values for the system integrity. It is understood, from what previously said, that under short circuit conditions the peaks produced on W_a are particularly elevated and can be sufficiently energetic to sustain the
20 V_{cc} above V_{stop} , where, ideally, the voltage generated by W_a should be near zero.

 To contain the phenomenon of the too high voltage at a maximum load and to assure the intermittent working under short circuit conditions, further to optimize the constructive formalities of the transformer, usually the
25 resistance R in series with the diode D is used for the purpose to round off the peaks. Sometimes, in alternative a small coil is used. Nevertheless, both solutions stress the decreasing of V_{cc} at low or null load. Also by optimizing the value of such resistor or coil (that is using the minimum value) so as to assure a working under safety conditions both at maximum load ($V_{cc} <$
30 V_{ccmax}) and at short-circuit ($V_{cc} < V_{stop}$), it is hardly possible to satisfy

the condition $V_{cc} > V_{stop}$ at low or null load. To solve this last problem some ballast loads at the power supply output are then added so as to contrast the decreasing of V_{cc} . This, however, worsens the system efficiency and, above all, it practically makes impossible to satisfy the various EnergyStars, Energy2000, Blue Angel, etc.

The same also occur to other external circuital solutions used to minimize the peak effect. In all of them, satisfying the conditions $V_{cc} < V_{ccmax}$ at full load and $V_{cc} < V_{stop}$ in short circuit makes extremely difficult to satisfy also the condition $V_{cc} > V_{stop}$ at minimum or null load.

In view of the state of the art described, it is an object of the present invention to provide an integrated control circuit that does not have the drawbacks of the known art.

According to the present invention, such an object is achieved by means of a control circuit of the minimum working voltage of the integrated control circuit of a switching power supply having a supply voltage; characterized in that said minimum working voltage can assume a first voltage value and a second voltage value; said first voltage value is higher than said second voltage value; said minimum working voltage switches from said first voltage value to said second voltage value in case of low or null load of said switching power supply; said minimum working voltage switches from said second voltage value to said first voltage value if the load is higher than a prefixed load of said switching power supply and at the same time said supply voltage is higher than said first voltage value.

The features and the advantages of the present invention will be made more evident by the following detailed description of a particular embodiment, illustrated as a non-limiting example in the annexed drawings, wherein:

figure 1 shows in a schematic way a part of an integrated control circuit of a switching power supply according to the known art;

figure 2 shows in a schematic way the course of the voltage V_{cc} and

of the voltage V_{comp} at the varying of the load;

figure 3a shows in a schematic way the trend of the voltage V_{cc} and of the voltage V_{comp} when a short circuit is applied at the power supply output;

5 figure 3b shows in a schematic way the trend of the voltage V_{cc} and of the voltage V_{comp} at the removal of a short circuit at the power supply output;

figure 4 shows in a schematic way a part of an integrated control circuit of a switching power supply according to a first embodiment of the present invention;

10 figure 5 shows in a schematic way a part of an integrated control circuit of a switching power supply according to a second embodiment of the present invention;

figure 6 shows in a schematic way a variation of the circuit of figure 5.

15 The maximum voltage V_{ccmax} applicable to the integrated control circuit 12 is limited by technological constraints and therefore it must be defined by bringing it to the highest values allowed by the technology used. The idea at the base of the present invention is to adapt the threshold V_{stop} of the circuit UVLO to the working conditions of the power supply: a smaller value than the prefixed value at low or null load so to facilitate the satisfaction of the condition $V_{cc} > V_{stop}$ and preferably a higher value than

20 the prefixed value under short circuit conditions so as to facilitate the satisfaction of the condition $V_{cc} < V_{stop}$.

However the voltage V_{stop} must be always maintained within the safety limits for a correct driving of the power MOSFET, nevertheless at

25 low load it is acceptable to provide a lower voltage than that provided under normal working conditions to the MOSFET gate (for example 7V instead of 10V). In fact, the resulting light increase of the conduction resistance of the MOSFET does not have a meaningful impact on its power dissipation, since

30 under those conditions the passing-through current is very low and besides

the duration of its conduction is very small compared with the time that intervenes among two periods of consecutive conduction.

Refer now to figure 2 that represents in a schematic way the trend of the voltage V_{cc} and of the voltage V_{comp} at the load varying.

5 The voltage V_{comp} is the voltage at the output of the error amplifier on board of the integrated control circuit 12 used in the power supply and is commonly indicated as "control voltage", because it controls the power supply determining the turn on and turning off timing values of the power supply power switching. Said voltage, within the limits of its dynamics, is
10 proportional to the load applied to the power supply and therefore it is assumed as an indicative signal of the load conditions. Other voltages indicative of the output load conditions of the power supply can be used.

 It must be observed that, following the increasing of the load the voltage V_{comp} quickly climbs so as to restore the temporary decreasing of
15 the output voltage of the power supply consequent to the increasing request of the power. The voltage V_{cc} increases accordingly but, because of the transformer parasitic elements and the filtering effect of the resistance R , this happens with notable delay with respect to level change of the control voltage.

20 Following the load decreasing, the voltage V_{comp} quickly goes down so as to adjust the power supply to the reduced energy request of the load and to correct the resulting temporary increasing of the output voltage. Also in this case the level of the voltage V_{cc} , corresponding to the new load condition, is reached with notable delay with respect to the variation of the
25 voltage V_{comp} .

 Refer now to figure 3a that shows in a schematic way the trend of the voltage V_{cc} and of the voltage V_{comp} at the application of a short circuit to the power supply output, and to figure 3b that shows in a schematic way the trend of the voltage V_{cc} and of the voltage V_{comp} at the removal of a short
30 circuit at the power supply output.

It can be noted that, following to the application of the short circuit, after a first short part in which the V_{cc} tends to increase there is a slow decreasing toward lower values and, however, also in this case V_{cc} delays respect to V_{comp} . At the removal of the short circuit (in the hypothesis that V_{cc} has not gone below V_{stop} and therefore the integrated control circuit has always been turned on), it is to be noted instead that V_{cc} goes up again toward the normal working value in advance with respect to V_{comp} . This is explained by the fact that the power supply output voltage during the short circuit was a lot below the regulated value and that V_{comp} stays high until such voltage, and therefore V_{cc} also, is returned approximately to the regulated value.

Refer now to figure 4 that shows in a schematic way a part of an integrated control circuit of a switching power supply according to a first embodiment of the present invention.

The circuit comprises a control system 20 of the voltage V_{comp} , a control system 21 of the voltage V_{cc} and a processing system 22, that, receiving in input the information provided by the control systems 20 and 21, changes the value V_{stop} according to a prefixed law, so as to satisfy the conditions $V_{cc} < V_{ccmax}$ at full load and $V_{cc} < V_{stop}$ in short circuit and $V_{cc} > V_{stop}$ at minimum or null load.

The control system 20 of the voltage V_{comp} receives in input the voltage V_{comp} and a threshold voltage V_{th} and effects a comparison between such voltages and provides its output to the processing system 22.

The control system 21 of the voltage V_{cc} receives in input the voltage V_{cc} and a voltage V_{stop} and effects a comparison between such voltages and provides its output to the processing system 22.

The control system 20 of the voltage V_{comp} is constituted by a comparator 30, preferably equipped with hysteresis for a higher noise immunity, where at its inverting input is applied the voltage V_{comp} and at its not inverting input is applied the voltage V_{th} . The control system 21 is

constituted by a comparator 31, where at its inverting input is applied the reference voltage V_{stop1} and at its not inverting input is applied the voltage V_{cc} . The processing system 22 is constituted by an AND circuit 32 having applied at one input the output voltage of the comparator 31, and at the other input the inverted output voltage of the comparator 30. The output voltage from the comparator 30 is also applied to the input S of a flip flop RS 33. The output of the AND circuit 32 is applied to the input R of the flip flop RS 33. The output Q of the flip flop RS 33 controls a switch SW2, that can switch between reference voltages V_{stop1} and V_{stop2} , and provides it to the inverting input of the comparator 15. The voltage V_{stop1} is higher than the voltage V_{stop2} .

The function realized by this circuit is to decrease the threshold voltage of the block UVLO 13 from the prefixed value at V_{stop1} to the value $V_{stop2} < V_{stop1}$ when the voltage V_{comp} is lower than the voltage value V_{th} (indication of the fact that the load at the power supply output is lower than a given value) and to bring it to the original value V_{stop1} when the power supply load is higher than the value before considered (or to another slightly higher value due to the possible presence of the hysteresis) and V_{cc} is higher than V_{stop1} .

When there is $V_{comp} < V_{th}$ the comparator 30 provides a high input at the input S of the flip flop RS 33 setting high its output Q and switching the switch SW2 on V_{stop2} . Since the threshold of the block UVLO 13 is lowered and that V_{cc} delays on V_{comp} , as from figure 2, the transition of such threshold cannot cause any trouble.

Nevertheless the return of the threshold of the block UVLO 13 from V_{stop2} to V_{stop1} cannot be controlled by the same comparator 30. Keeping in mind figure 2, it is supposed, as it is probable, that at minimum load the V_{cc} goes toward a value comprised between V_{stop1} and V_{stop2} ; in case of a sudden increasing of load that makes $V_{comp} > V_{th}$ (or V_{th} plus the hysteresis), V_{cc} that delays of different milliseconds would be below V_{stop1}

and the integrated circuit would turn off. It is therefore necessary to condition the restoration of the old threshold V_{stop1} not only to the condition $V_{comp} > V_{th}$ but also to $V_{cc} > V_{stop1}$. This is realized by the AND gate 32 that provides the reset to the input R of the flip flop RS 33, and brings low its output Q by switching SW2 on V_{stop1} , when either one condition occurs.

Refer now to figure 5 that shows in a schematic way a part of an integrated control circuit of a switching power supply according to a second embodiment of the present invention.

With respect to figure 4 there is that the control system 20 of the voltage V_{comp} is constituted by a comparator 40, preferably provided with hysteresis for a higher noise immunity, where at its inverting input is applied the voltage V_{comp} and to its not inverting input is applied the voltage V_{th1} , and by a comparator 41, preferably equipped with hysteresis for a higher noise immunity, where at its not inverting input is applied the voltage V_{comp} and at its inverting input is applied the voltage V_{th2} . The output of the comparator 40 is applied to the input S of the flip flop RS 33, and it is applied inverted to the input of the AND circuit 32. The output of the comparator 41 controls a switch SW3, that can switch between reference voltages V_{stop3} and V_{stop1} and provides it to a terminal of the switch SW2, while at the other terminal of the switch SW2 the reference voltage V_{stop2} is applied.

Additionally to the function realized by the circuit of figure 4, this circuit increases the threshold of the block UVLO 13 from the prefixed value V_{stop1} to the value $V_{stop3} > V_{stop1}$ when the voltage V_{comp} is higher than the value V_{th2} (indication of the fact that the power supply is overloaded or in short circuit) and brings it to the original value V_{stop1} when the overload or short circuit condition is removed.

The simple comparator with reference voltage V_{th} is replaced by a window comparator in which the threshold voltage V_{th1} corresponds to the voltage V_{th} of the circuit of figure 4 while the voltage $V_{th2} > V_{th1}$

represents the maximum value of V_{comp} for which the power supply is still in voltage regulation, or the minimum value of V_{comp} that indicates an overload or a short-circuit at the output of the power supply. In the case of $V_{comp} < V_{th1}$ there is exactly the same working described for the circuit of figure 4.

When $V_{comp} > V_{th2}$ the comparator that perceives this condition switches the switch SW3 on V_{stop3} (obviously, if $V_{comp} > V_{th2}$ there is also $V_{comp} > V_{th1}$, the output Q is high and SW2 is switched on V_{stop1}). In such a case, with a delay of the order of some tenth of milliseconds, as shown in figure 3a, presumably the V_{cc} will go down below said threshold causing the turning off of the integrated circuit and guarantying a sure working of the power supply under short circuit conditions. There is therefore also the disposition of a temporal window during which, if the short-circuit is removed, the turning off of the integrated circuit does not take place so providing continuity service to the power supply in case of accidental short-circuits of limited duration.

In this case the return of the threshold voltage of the block UVLO 13 from V_{stop3} to V_{stop1} can be controlled by the same comparator. Keeping in mind figure 3b, if the circuit were removed before $V_{cc} < V_{stop3}$, V_{cc} would set a lot near the normal working value before V_{comp} is returned under V_{th2} and, therefore, SW3 has been brought on V_{stop1} .

Refer now to figure 6 that shows in a schematic way a variation of the circuit of figure 5.

In this case the output of the comparator 41, instead of directly controlling the switch SW3, is applied to an AND circuit 50, whose output controls the switch SW3. At the other input of the AND circuit 50 is applied the output of a delay circuit 51 supplied by the voltage V_{cc2} that supplies the driving circuit 14 of the power supply.

The threshold voltage of the block UVLO 13 is moved from V_{stop1} to V_{stop3} when $V_{comp} > V_{th2}$ provided that it is not during the starting phase

of the power supply, during which the output voltage has to pass from zero to the regulated value and therefore there is a condition functionally analogous to a short circuit and, for a more or less long period, there is $V_{comp} > V_{th2}$ in absence of load anomalies. This implicates the presence of a signal that points out that the starting transient phase (that started at the moment in which $V_{cc} > V_{start}$) is over. Such a signal can be produced by any delay circuit that is activated as soon as $V_{cc} > V_{start}$, for example when the switch SW1 is closed and V_{cc2} is supplied also to the block 51, and provides such a high level output voltage value to activate the AND circuit 50.

THIS PAGE BLANK (USPTO)

CLAIMS

1. Control circuit of the minimum working voltage of the integrated control circuit of a switching power supply having a supply voltage (V_{cc}); characterized in that

5 said minimum working voltage can assume a first voltage value (V_{stop1}) and a second voltage value (V_{stop2});

 said first voltage value (V_{stop1}) is higher than said second voltage value (V_{stop2});

10 said minimum working voltage switches from said first voltage value (V_{stop1}) to said second voltage value (V_{stop2}) in case of low or null load of said switching power supply;

 said minimum working voltage switches from said second voltage value (V_{stop2}) to said first voltage value (V_{stop1}) if the load is higher than a prefixed load of said switching power supply and at the same time said supply voltage (V_{cc}) is higher than said first voltage value (V_{stop1}).

15 2. Control circuit according to claim 1 characterized in that said minimum working voltage switches from said first voltage value (V_{stop1}) to said second voltage value (V_{stop2}) when a voltage (V_{comp}) proportional to the load applied to said switching power supply is lower than a first reference voltage (V_{th} , V_{th1}).

20 3. Control circuit according to claim 1 characterized in that said minimum working voltage switches from said second voltage value (V_{stop2}) to said first voltage value (V_{stop1}) when a voltage (V_{comp}) proportional to the load applied to said switching power supply is higher than a first reference voltage (V_{th} , V_{th1}) and at the same time said supply voltage (V_{cc}) is higher than said first voltage value (V_{stop1}).

25 4. Control circuit according to claim 1 characterized in that said minimum working voltage can assume a third voltage value (V_{stop3});

30 said third voltage value (V_{stop3}) is higher than said first voltage value (V_{stop1});

said minimum working voltage switches from said first voltage value (V_{stop1}) to said third voltage value (V_{stop3}) when a voltage (V_{comp}) proportional to the load applied to said switching power supply is higher than a second reference voltage (V_{th2}).

5 5. Control circuit according to claim 4 characterized in that said minimum working voltage switches from said first voltage value (V_{stop1}) to said third voltage value (V_{stop3}) when a voltage (V_{comp}) proportional to the load applied to said switching power supply is higher than a second reference voltage (V_{th2}) and at the same time said switching power supply
10 is already working.

6. Control circuit according to claim 4 characterized by comprising a circuit (13) that supplies, through a second supply voltage (V_{cc2}), a driving circuit (14) of said switching power supply when said supply voltage (V_{cc}) overcomes said first voltage value (V_{stop1});

15 said minimum working voltage switches from said first voltage value (V_{stop1}) to said third voltage value (V_{stop3}) when a voltage (V_{comp}) proportional to the load applied to said switching power supply is higher than a second reference voltage (V_{th2}) and a prefixed delay is passed ever since in which said second supply voltage (V_{cc2}) has been enabled.

20 7. Integrated control circuit internally comprising a circuit according to claim 1.

8. Switching power supply comprising an integrated control circuit according to claim 7.

"Control circuit of the minimum working voltage of the switching power supply".

* * * * *

ABSTRACT

5 The present invention refers to the switching power supply and particularly to the integrated circuits used for the control of such power supplies. It refers more particularly to a control circuit of the minimum working voltage of the integrated control circuits of such power supplies.

10 In one embodiment the control circuit of the minimum working voltage of the integrated control circuit of a switching power supply having a supply voltage (V_{cc}); characterized in that said minimum working voltage can assume a first voltage value (V_{stop1}) and a second voltage value (V_{stop2}); said first voltage value (V_{stop1}) is higher than said second voltage value (V_{stop2}); said minimum working voltage switches from said first voltage value (V_{stop1}) to said second voltage value (V_{stop2}) in case of low or null
15 load of said switching power supply; said minimum working voltage switches from said second voltage value (V_{stop2}) to said first voltage value (V_{stop1}) if the load is higher than a prefixed load of said switching power supply and at the same time said supply voltage (V_{cc}) is higher than said
20 first voltage value (V_{stop1}). (Fig. 4)




Fig.1




Fig.2




Fig.3a




Fig.3b




Fig.4




Fig.5




Fig.6

THIS PAGE BLANK (ISPTO)